

United States Patent and Trademark Office

UNITED STATES DEPARTMENT OF COMMERCE United States Patent and Trademark Office Address: COMMISSIONER FOR PATENTS P.O. Box 1450 Alexandria, Virginia 22313-1450 www.uspto.gov

APPLICATION NO.	PLICATION NO. FILING DATE		FIRST NAMED INVENTOR	ATTORNEY DOCKET NO.	CONFIRMATION NO.		
09/902,170	0	7/11/2001	Masahiko Ando	H6810.0011/P011	8805		
24998	7590	03/16/2005		EXAM	EXAMINER		
210110121		RO MORIN & OS	NGUYEN, KHIEM D				
2101 L Stree Washington,		37		ART UNIT	ART UNIT PAPER NUMBER		
	,			2823			
				DATE MAILED: 03/16/2009	5		

Please find below and/or attached an Office communication concerning this application or proceeding.

J.S. Patent and Trademark Office				
1) Notice of References Cited (PTO-892) 2) Notice of Draftsperson's Patent Drawing Review 3) Information Disclosure Statement(s) (PTO-1449 Paper No(s)/Mail Date		Paper No(s)/	mmary (PTO-413) Mail Date ormal Patent Application (PTO-	152)
* See the attached detailed Office act Attachment(s)	,	` ''	eceived.	
application from the Internat	• / •		sceived iii liiis Nalional S	riaye
2. Certified copies of the priorit3. Copies of the certified copie				tane.
1. Certified copies of the priorit	·			
a)⊠ All b)□ Some * c)□ None of:		-		
12)⊠ Acknowledgment is made of a clair	m for foreign priority u	nder 35 U.S.C. § 1	119(a)-(d) or (f).	
Priority under 35 U.S.C. § 119				
11) The oath or declaration is objected	to by the Examiner. N	lote the attached (Office Action or form PTC	D-152.
Replacement drawing sheet(s) including		_		•
Applicant may not request that any ob			•	
10)⊠ The drawing(s) filed on <u>16 April 20</u> th		ted or b) objecte	ed to by the Examiner.	
9) The specification is objected to by	the Examiner.			
Application Papers				
8) Claim(s) are subject to rest		requirement.		
7) Claim(s) is/are objected to.				
6) Claim(s) 1-9,11-21,23-32,34,50-58	8,60-70,72-81 and 83 i	is/are reiected.		
5) Claim(s) is/are allowed.	ale williurawii iiom c	บกรเนะเสแบก.		
4) Claim(s) <u>1-9,11-21,23-32,34,50-58</u> 4a) Of the above claim(s) is.		• •	ne application.	
<u></u>	0 60 70 70 04 1 00	ialana mandia a to t	ha annliaction	
Disposition of Claims				
closed in accordance with the prac	· ·		•	
3)☐ Since this application is in condition	, 		rs, prosecution as to the	merits is
2a)⊠ This action is FINAL .	2b) ☐ This action is			
1) Responsive to communication(s) f	filed on 22 December	2004.		
Status				
THE MAILING DATE OF THIS COMMU - Extensions of time may be available under the provisic after SIX (6) MONTHS from the mailing date of this corporate of the period for reply specified above is less than thirty. - If NO period for reply is specified above, the maximum. - Failure to reply within the set or extended period for reaction of the period for reaction of the period for reaction. The period for reaction of the period for the period of the period for the peri	NICATION. ons of 37 CFR 1.136(a). In no emmunication. (30) days, a reply within the state statutory period will apply and ply will, by statute, cause the apis after the mailing date of this care.	event, however, may a rep atutory minimum of thirty (will expire SIX (6) MONTH oplication to become ABAI	oly be timely filed (30) days will be considered timely. HS from the mailing date of this con NDONED (35 U.S.C. § 133).	nmunication.
A SHORTENED STATUTORY PERIOD	FOR REPLY IS SET	TO EXPIRE 3 MO	NTH(S) FROM	
The MAILING DATE of this community Period for Reply	unication appears on th	ne cover sheet with	the correspondence add	ress
		. Nguyen	2823	
Office Action Summary	Examine	er	Art Unit	- CC
	09/902,	170	ANDO ET AL.	1/21
•	ı		1	/ /)

Application/Control Number: 09/902,170

Art Unit: 2823


DETAILED ACTION

Claim Rejections - 35 USC § 103


The following is a quotation of 35 U.S.C. 103(a) which forms the basis for all obviousness rejections set forth in this Office action:

- (a) A patent may not be obtained though the invention is not identically disclosed or described as set forth in section 102 of this title, if the differences between the subject matter sought to be patented and the prior art are such that the subject matter as a whole would have been obvious at the time the invention was made to a person having ordinary skill in the art to which said subject matter pertains. Patentability shall not be negatived by the manner in which the invention was made.
- 1. Claims 1-8, 13-20, 24-31, 50-57, 62-69, and 74-80 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art of this application (AAPA) in view of Tsujimura et al. (U.S. Patent 6,391,691).

In re claims 1, 3, 5, 13, 24, and 50, <u>AAPA</u> discloses a method of fabricating a thin film transistor comprising the steps of (See Discussion of the Related Art on page 1-2 of this application and FIGS. 6(a)-(d)): providing a gate 62 over a substrate 61; providing a gate insulating layer 63 over the gate and substrate; providing an amorphous silicon layer 64 having a first resistance over the gate insulating layer; providing an impurity on the surface of the amorphous silicon layer (FIGS. 6(a)-(b));



forming a drain electrode **66** and source electrode **67** separated by a channel region over a contact portion with the amorphous silicon layer; and subsequently, removing the impurity from the channel region (FIG. 6 (c)) to form a contact layer **65** within the amorphous silicon layer wherein the contact layer has a second resistance lower than the first resistance (page 2, lines 3-10).




AAPA does not explicitly disclose diffusing the impurity into the contact portion to form the contact layer within the amorphous silicon layer.

Tsujimura, however, discloses a method of fabricating a thin film transistor comprising the steps (col. 3, line 46 to col. 4, line 19 and FIGS. 1-2): providing a gate 12 over a substrate 1; providing a gate insulating layer 10 over the gate and substrate; providing an amorphous silicon layer 9 having a high resistance over the gate insulating layer; providing an impurity 7 and 8 on the surface of the amorphous silicon layer; forming a drain electrode 5 and source electrode 4 separated by a channel region over a contact portion with the amorphous silicon layer; and removing the impurity 8 from the channel region (col. 3, line 62 to col. 4, line 4 and FIG. 1(c)) and diffusing the impurity

Application/Control Number: 09/902,170

Art Unit: 2823

into the contact portion (col. 4, lines 6-19) to form a contact layer **11** within the amorphous silicon layer.



Therefore, It would have been obvious to one of ordinary skill in the art of making semiconductor devices to combine the teaching of AAPA and Tsujimura to enable the process of diffusing the impurity into the contact portion to form a contact layer within the amorphous silicon layer of AAPA to be performed and furthermore to achieve a good ohmic contact between source and drain electrodes and a semiconductor layer made of, for example, amorphous silicon in fabricating a thin film transistor (col. 1, lines 14-17, Tsujimura).

In re claims 2, 14, 25, 51, 63, and 74, <u>Tsujimura</u> discloses wherein the contact layer contains a concentration of the impurity of at least 0.1% (col.4, lines 6-19).

In re claims 3, 15, 26, 52, 64, and 75, <u>Tsujimura</u> discloses wherein removing of impurity from the channel region is performed by exposure to hydrogen plasma (col. 3, line 58 to col. 4, line 4).

In re claims 4, 6, 8, 16, 18, 20, 27, 29, 31, 53, 55, 57,65, 67, 69, 76, 78, and 80,

Tsujimura discloses wherein the exposure is conducted for a time duration using a
plasma chemical vapor deposition apparatus. There is no evidence indicating the
hydrogen plasma exposure time duration, the heat annealing temperature and time
duration, and the thickness of the amorphous silicon layer is critical and it has been held


Art Unit: 2823

that it is not inventive to discover the optimum or workable temperature, time duration, and thickness of a result-effective variable within given prior art conditions by routine experimentation. See MPEP § 2144.05. Note that the specification contains no disclosure of either the critical nature of the claimed dimensions of any unexpected results arising there from. Where patentability is aid to be based upon particular chosen dimensions or upon another variable recited in a claim, the Applicant must show that the chosen dimensions are critical. In re Woodruff, 919 F.2d 1575, 1578, 16 USPQ2d 1934, 1936 (Fed. Cir. 1990).

In re claims 5, 17, 28, 54, 66, and 77, <u>Tsujimura</u> discloses wherein the diffusion of the impurity into the contact portion is performing by heat annealing (col. 4, lines 4-19).

In re claims 7, 19, 30, 56, 68, and 79, <u>Tsujimura</u> discloses wherein the impurity is phosphorus (col. 3, line 58 to col. 4, line 4).

In re claim 13, <u>Tsujimura</u> discloses wherein the amorphous silicon layer 9 does not contain the impurity (col. 4, lines 6-19 and FIG. 1(e)).



In re claims 24, 62, and 73, <u>Tsujimura</u> discloses wherein essentially none of the impurity is diffused into the contact portion prior to removing step (col. 3, line 46 to col. 4, line 19).

Art Unit: 2823

In re claims 50, 62, and 73, <u>Tsujimura</u> discloses a method of fabricating a liquid crystal display (LCD) comprising the steps of providing a plurality of thin film transistors arranged on a LCD substrate in a matrix form (col. 4, lines 6-57).

2. Claims 9, 11-13, 21, 23, 24, 32, 34, 58, 60-62, 70, 72, 73, 81, and 83 are rejected under 35 U.S.C. 103(a) as being unpatentable over the applicant's admitted prior art of this application (AAPA) in view of Tsujimura et al. (U.S. Patent 6,391,691) as applied to claims 1-8, 13-20, 24-31, 50-57, 62-69, and 74-80 above, and further in view of Washizuka et al. (IDW 1997 pp. 207-210).

In re claims 9, 11, 21, 32, 58, 62, 70, 73, and 81, <u>Washizuka</u> discloses wherein the diffusing step is performed simultaneously with an annealing step for a capping layer provided over the electrode and the channel region and wherein etching the amorphous silicon layer utilizing a common photoresist to form the electrodes (page 208 and FIGS. 2-3).




Figure 2 Cross sectional view of the inverted staggered a-Si TFT of back channel etching type used in this study

Application/Control Number: 09/902,170

Art Unit: 2823

It would have been obvious to one of ordinary skill in the art of making semiconductor devices to combine the teaching of AAPA, Tsujimura, and Washizuka to achieve high image quality of TFT-LCDs (page 207, Washizuka).

Page 7

In re claims 12, 23, 34, 61, 72, and 83, <u>Washizuka</u> discloses wherein the steps are entirely conducted by using an etching apparatus and a protection film forming apparatus while connected in a vacuum state (page 208 and FIGS. 2-3).

In re claims 13, 24, and 60, <u>Washizuka</u> discloses wherein etching the silicon layer utilizing a common photoresist to form a drain electrode and a source electrode separated by a channel region over a contact portion with amorphous silicon layer (page 208 and FIGS. 2-3).

Response to Applicants' Arguments and Amendment

Applicant's arguments filed December 22nd, 2004 have been fully considered but they are not persuasive.

Applicants contend that the AAPA process does not include the step of "subsequently ... diffusing...impurity into contact portion to form a contact layer within amorphous silicon layer".

In response to Applicants' contention that AAPA process does not include the step of "subsequently ... diffusing...impurity into contact portion to form a contact layer within amorphous silicon layer", Examiner respectfully disagrees. AAPA is being used as a primary reference to teach removing the impurity 65 from the channel region subsequent to forming a drain electrode 66 and a source electrode 67 separated by a channel region over a contact portion with the amorphous silicon layer (FIGS. 6(a)-(d)).

Examiner agrees that AAPA does not explicitly teach or suggest diffusing the impurity into the contact portion to form a contact layer within the amorphous silicon layer. However, the secondary reference, Tsujimura (U.S. Patent 6,391,691) clearly suggests providing an impurity 7 and 8 on the surface of the amorphous silicon layer 9; removing the impurity 8 from the channel region (col. 3, line 62 to col. 4, line 4 and FIG. 1(c)) and diffusing the impurity into the contact portion (col. 4, lines 6-19) to form a contact layer 11 within the amorphous silicon layer.

For these reasons, examiner holds the rejection proper.

Conclusion

THIS ACTION IS MADE FINAL. Applicant is reminded of the extension of time policy as set forth in 37 CFR 1.136(a).

A shortened statutory period for reply to this final action is set to expire THREE MONTHS from the mailing date of this action. In the event a first reply is filed within TWO MONTHS of the mailing date of this final action and the advisory action is not mailed until after the end of the THREE-MONTH shortened statutory period, then the shortened statutory period will expire on the date the advisory action is mailed, and any extension fee pursuant to 37 CFR 1.136(a) will be calculated from the mailing date of the advisory action. In no event, however, will the statutory period for reply expire later than SIX MONTHS from the mailing date of this final action.

Any inquiry concerning this communication or earlier communications from the examiner should be directed to Khiem D. Nguyen whose telephone number is (571) 272-1865. The examiner can normally be reached on Monday-Friday (8:00 AM - 5:00 PM).

Application/Control Number: 09/902,170 Page 9

Art Unit: 2823

If attempts to reach the examiner by telephone are unsuccessful, the examiner's supervisor, Olik Chaudhuri can be reached on (571) 272-1855. The fax phone number for the organization where this application or proceeding is assigned is 703-872-9306.

Information regarding the status of an application may be obtained from the Patent Application Information Retrieval (PAIR) system. Status information for published applications may be obtained from either Private PAIR or Public PAIR. Status information for unpublished applications is available through Private PAIR only. For more information about the PAIR system, see http://pair-direct.uspto.gov. Should you have questions on access to the Private PAIR system, contact the Electronic Business Center (EBC) at 866-217-9197 (toll-free).

K.N. March 07th, 2005

W. DAVID COLEMAN PRIMARY EXAMINER